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Dramatic challenges face us in advancing traditional
computer systems. With the demise of linear increases
in clock speeds, we have been driven to entertain par-
allelism even in general purpose systems. Parallelism
leads to complexity and works against the simple ab-
stractions that isolate programmers from the details of
the system architecture, giving rise to the “great software
challenge”. We believe that we are at a turning point in
computing and that more aggressive and novel systems
need to be explored. Perhaps there are alternative solu-
tions to the challenge lurking outside of the traditional
approaches.
Machine learning and brain inspired mechanisms
that exploit parallelism in a very different way, while
nowhere close to the maturity of traditional logic based
systems, are slowly improving. We believe that systems
research has an important role to play in exploring the fu-
ture of how these mechanisms can be made relevant in a
general purpose programmable way. We believe that they
may provide avenues for addressing current challenges
and enabling completely new function. In this paper we
discuss one possible avenue for concretely exploring a
futuristic machine model that exploits the general abil-
ity to learn, through the counting, correlating, and mem-
orizing of occurrences of events, to automatically fast-
forward a programmable computer. This is long term
and high risk systems research. We hope that you find it
thought provoking and assumption challenging.
There seems to be two basic ways of computing: 1) by
logic, and 2) by pattern recognition. This work seeks to
explore a hybrid system model that combines the two.
A key attribute of logic based computers is pro-
grammability. While it may require care, effort and cre-
ativity, prescribing what a computer should compute, via
the construction of a program, is a doable task attested
to by the amount of software constructed and in use.
Programmability and the ability to treat programs as ar-
tifacts, in the form of software, that can be replicated,
exchanged, extended and composed has proven incred-
ibly powerful. The ability to fabricate the basic logic
operations required for a programmable computer from
generic manufacturable electronic circuits to produce a
system whose function can be easily specified, modified
and updated via software installation, post physical con-
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Figure 1: Abstract Model
struction, has enabled the mass production and adoption
of computers.
On the other hand while the computational ability
of pattern recognition is not obviously programmable,
it possesses automatic abilities that we tend to catego-
rize as intelligent or smart despite also considering it
to be approximate and imprecise. In particular, pattern
recognition has the ability to automatically adapt and im-
prove computational performance based on experience
– learn; the ability to integrate and exploit knowledge
learnt across a broad temporal span – from inception
to immediate context; the ability to generalize and au-
tomatically speculate to aid in computation. Addition-
ally, the biological realization implies that pattern recog-
nition based computation can be implemented robustly,
efficiently and in a scalable way.
Is there a way of relating these two mechanisms and
combining them into a single system that integrates and
leverages strengths of both? In particular, can we con-
ceive of a machine model that is both programmable and
yet inherently possesses automatic abilities that we as-
sociate with smart computation? In this paper we frame
this question in the form of a specific hypothesized hy-
brid execution and associated system model.
The execution model attempts to convert the idea of
hot-path and hot-data optimization into an automated
system feature where the observed statistics of the sys-
tems operation lead to the memorization of side effects,
associated with hot computation, in the form of system
state changes, that can be recalled and predicted.
1 Conjecture
A system can be constructed that exploits the general
ability to learn through the counting, correlating, and
memorizing of occurrences of events, to fast-forward a
programmable computer.
Specifically, we conjecture that statistically significant
patterns exist in the low-level operation of a logic based
computer system and that these patterns carry sufficient
information that can permit the system’s future state (re-
sults) to be automatically generated via the recall and
predictions of a pattern recognition system. This con-
jecture suggests a hybrid programmable smart machine
(PSM) that transparently mixes both kinds of computa-
tion into a single system.
Figure 1 illustrates our basic abstract hybrid model.
A signal is generated from the operation of a logic based
computer. The signal should capture all low-level aspects
of execution that affect the systems state. An example
would be a time-stamped trace of all opcodes executed
along with operand values, interrupt occurrence, and io
register values. This signal is interfaced to a signal based
pattern recognition system that acts as a predictive asso-
ciative memory system – extracting and learning patterns
or features in the signal. The pattern recognition system
continually produces feedback about the future behavior
of the signal. The feedback is used to synthesize updates
to the logic based computer’s state. Thus, some equiva-
lent portion of the operations of the logic based computer
is performed by the pattern recognition system. In this
way the state and associated computation is progressed
though a mixture of both systems. Given the exposure
to more and more computation, the feedback from the
associative memory system progressively improves and
adapts such that the fraction of computation that it can
precisely recall increases.
Abstractly, one can think of the pattern recognition
system like a global hash table or database in which the
immediate state associated with the logical computer is a
lookup or query. A result from the query is a set of fu-
ture states (potentially expressed as a difference or func-
tion of the query state). If the set is composed of zero
states, then the pattern recognition system has no useful
knowledge yet of the current state. If the set has one state
then it knows that the current state will result in exactly
one future state and the logical system can be updated
directly to its state. If the set is composed of multiple
states then the lookup result is a prediction of a possible
set of future states of the logical system.
In order to proceed in a more concrete manner we de-
tail our hypothesized execution model.
2 Signal Driven System Memoization
Our goal is a system that automatically eliminates in-
creasingly larger fractions of computation based on in-
formation gleaned over seconds, minutes, hours, and
years — allowing programmers to focus on expressing
their computational problem and not how to program the
machine efficiently.
We hypothesize that a functional trace of a CPU, con-
taining opcodes along with operands and interrupts, sta-
tistically reveals the underlying state changes that cor-
respond to the computation being performed. We can
leverage this observation to construct an alternative ex-
ecution model in which we constantly: (i) monitor the
CPU’s actions and learn the state transition associated
with statistically significant sequences of operations, and
(ii) use any existing learnt sequences to predict the fu-
ture state change associated with the currently observed
operations. When sufficient constraints are met, we can
synthesize a single update to the system’s state based on
the prediction without further execution, effectively per-
forming the computation by associative memory recall.
If enough structure exists and the mechanisms for learn-
ing and recall are efficient, it may be possible to realize
dramatic automated gains in performance that are pro-
portional to the size of the associative memory.
A key to the approach is that the execution model can
lead to a system model in which a predictive associative
memory function can be implemented with devices that
have biological-scale efficiency and robustness. Specif-
ically, the execution model can be seen as a signal pro-
cessing generalization of memoization[8] that could use
neuromorphic[18] devices for efficient implementation.
Where memoization is the caching and recall of results
from prior calculations to yield speedups and neuromor-
phic refers to devices that use transistors as analog com-
ponents to implement memory and statistical processing.
Michie introduced memoization in his 1968 paper[8]
with the following statement:
“It would be useful if computers could learn
from experience and thus automatically im-
prove the efficiency of their own programs dur-
ing execution... When I write a clumsy pro-
gram for a contemporary computer a thousand
runs on the machine do not re-educate my
handiwork. On every execution, each time-
wasting blemish and crudity, each needless test
and redundant evaluation, is meticulously re-
produced.”
He goes on to observe that finding a function’s value for a
given input can either be done by calculation or recalled
from memory but in either case the result is the same.
He states that evaluation on a computer should transpar-
ently blend the two. He describes how a programmer
can interpose a “memo” operator infront of certain kinds
of functions. The memo operator wraps all calls to the
function, caching input parameters to function results,
and uses the cache to avoid function calls when pos-
sible. Researchers working on large-scale commercial
data-center applications, written in a specific data paral-
lel language, are exploring memoization as a way of im-
proving performance[16]. Their results indicate that in
some cases execution time can be reduced from 23 hours
down to 10-20 minutes.
While the execution model implied by memoization is
appealing, the standard realization as a language-level,
programmer-driven, technique does not seem obviously
applicable for system-level automation. The use of a re-
stricted functional language or restrictions on the types
of computations does not seem feasible. Also, the use of
a complex language runtime would impose base perfor-
mance penalties and rule out low-level expert program-
mer optimization. It is also not obvious how to inte-
grate or manage a language level cache in a scalable way
across all applications.
Combining the idea of a memoization execution
model, that mixes recall with computation, and a system-
centric, low-level, statistically driven approach, we are
lead to suggest an alternative model. Specifically, a sig-
nal processing generalization that operates transparently
on the low-level signal of a system’s operation and state.
Our approach identifies and extracts hot paths composed
of instructions and data from all layers of software and
caches their entire side effects as changes in system state.
Hot path execution can then be eliminated by directly
synthesizing a single update to the system state based on
cached information.
At the heart of the above approach is the predictive
associative memory and its related statistical processes
such as learning, pattern recognition and recall. Even
if there is sufficient regular structure in general execu-
tion, such that caching portions of computation will be
possible and prove useful, the associative memory and
its functionality have to be efficient and viable at large
scales. A system might require a memory composed of
billions of devices. Not only must the associative mem-
ory and its operations perform well and scale in terms of
capacity, but also it must scale in terms of power con-
sumption and reliability. It is likely that the devices for
the associative memory will have to surpass current tech-
nologies in density, robustness, and power efficiency.
In the 80’s, Carver Mead pioneered a class of device,
called “neuromorphic”[14], to provide a path for break-
ing the power, scaling and reliability barriers associated
with standard digital VLSI technologies. Recent neuro-
morphic research examples include work at Stanford[6],
MIT[17], Johns Hopkins[3], and the DARPA sponsored
SyNAPSE Project[2]. These devices operate transistors
as unclocked analog devices organized to mimic neuro-
biological circuits several orders of magnitude more ef-
ficiently than equivalent digital counterparts. They are
also by design robust to failures through the use of dis-
tributed and replicated structure similar to the neural cir-
cuits they model. One specific neuromorphic computa-
tional paradigm is cortically inspired associative memory
and recall [7, 11, 9, 4].
As a concrete example, consider the neuromorphic
associative memory chip implemented by Pouliquen et
al.[15]. The authors demonstrate that their chip is ca-
pable of performing an associative recall using approx-
imately 100nJ , or 1/6000 of the 600µJ consumed by
a traditional processor performing the same function.
While challenges still exist for commercially viable,
general-purpose neuromophic associative memory chips,
announced products, such as the Lyric GP5[1] Probabil-
ity Processor and memresistor chips[10, 13], are poised
to revolutionize pattern matching and memory function.
In addition, machine learning researchers are exploring
scalable predictive associative memories capable of im-
plementation with neuromorphic devices and providing
the kind of predictive associative memory our model
would need.
We have and are continuing to construct a prototype
system level simulator to help us explore these ideas. We
provide a brief intuition for the ideas using data from the
simulator and then provide some context for the develop-
ment of the ideas in the remainder of this section.
Our execution model aims to exploit patterns, or more
formally redundancy, in computer execution. A system
will update its state by mixing traditional program execu-
tion and associative memory recall. From this perspec-
tive, the effectiveness of such a hybrid system depends
on the amount of redundancy present in execution and
then of course the ability to recognize and exploit that
redundancy.
Consider a simple set of experiments in which we
obtain a signal that captures the entire execution of a
uniprocessor computer running Linux for some work-
loads. A small portion of such a signal is depicted in Fig-
ure 2a. Each operation that the CPU can perform, includ-
ing all instructions executed from all layers of software
and all system events such as clock and I/O interrupts, are
assigned a unique y value. Our signal recording mecha-
nism precisely records the time at which each operation
is started. Given a serialized CPU model, we get a simple
one dimensional signal. For simplicity, the figure plots
the data as a sequence, where the order in which the op-
erations occurred is shown on the x-axis. To get a rough
feel for how much redundancy is potentially present, we
can use a standard compression program, gzip, to com-
press the y value recordings and compare the size to the
original.
Figure 2b, plots the compression results gathered with
our current prototype simulator for four scenarios; boot,
DGEMM, SST/macro and Graph500. In the boot sce-
nario, we power on the computer and let it boot into a
(2a) portion of computer operation signal
(2b) gzip compression
Figure 2
full general purpose Linux installation and then have it
immediately shut itself down, tracing the entire process.
In the second scenario, we trace the execution of a sim-
ple Fortran program that invokes a core routine of a stan-
dard linear algebra library(with three 200×200 matrices
of random values). In the third experiment, we run a
test application of a large network discrete event simu-
lation. In the final experiment we run a graph algorithm
benchmark. Compressing the traces yields output sizes
that are, respectively, 2.63%, 0.8%, 2.4% and 1.4% of
the orignal traces. The figure includes a 100, 000 ran-
dom event data file generated from random.org that in-
cludes redundancy due to our data format (two bytes per
event with only 492 unique event types recorded during
the boot experiment). We see that a random source of
events compresses to approximately 70% of the original
size. While one must be careful not to draw too many
conclusions from this data, it does at least imply to us
that a great deal of redundancy potentially exists in exe-
cution and it may be detectable via raw execution traces.
Figure 3 are an example of how automatic signal level
analysis can reveal structure in execution in a semantic
free fashion. The details of the mechanisms are beyond
the scope of this paper. Figure 3a shows the autocor-
relation of the first 1000 events in the boot execution
trace. The regular spikes in the plot imply that there
is some repeating structure in windows of 100 events.
(3a) autocorrelation (3b) reoccurrence
(3c) signal (3d) spectrogram
Figure 3: Plots from Boot Experiment
Figure 3b we show a recurrence plot in which we ana-
lyze subsequences of length 100. The regular diagonal
lines confirm that there are reoccurring subsequences of
greater than length 100. Moreover the plot can be used
to guide us to look for such a subsequence beginning at
about time tick 179. Figure 3c shows a raw plot of 200
ticks of the execution trace starting at time tick 179 and
in deed it is visually clear that a subsequence is repeating.
In Figure 3d we show the spectrogram of the first 10,000
events. The banded structure suggests that we may some-
day accomplish phase detection, predictor training reini-
tialization, and loop characteristics via frequency based
analysis. Such analysis suggests that statistical mecha-
nisms on execution traces may be able to identify struc-
ture at various scales using simple signal based counting
mechanisms.
Many areas of computer science try to consider
and exploit the statistical structure in runtime behavior.
Given space constraints we do not discuss all of them.
Influenced by the trace cache methods of Dynamo[5],
related work and our own experience working with
SIMOS, we started considering such forms of instruc-
tion tracing and caching for system wide optimization.
However, we quickly found that the main focus of the
dynamic compilation techniques is to improve code qual-
ity and not ultimately determine why code was execut-
ing with respect to interactions across all software lay-
ers, data and external sources. Further, the techniques
focused so heavily on inferring information from ad-
dresses and program semantics that they did not pay
close enough attention to what the computers were doing
as a statistical phenomena. We were much more inter-
ested in an approach that would lead to a holistic system
model and permit a physics or information theory-like
treatment of the system’s behavior. Such that a scalable
system could be constructed that would exploit redun-
dancy in a system’s execution in the form of a transparent
memory, or cache, of execution.
The renewed interest in virtualization has brought with
it interest in exploiting tracing and logging for vari-
ous functions from debugging and intrusion detection
to deterministic computation However, the only work
that we know of that starts to consider the trace data
as a complete artifact to infer structure in execution is
Tralfamadore[12]. Tralfamadore, however, does not at-
tempt to rigorously quantify the structure or exploit it
for automatic runtime improvements. Trace analysis in
Tralfamadore, at this point, is used only as a means of
assisting software developers in understanding how their
programs execute.
Other systems researchers have been turning to ma-
chine learning techniques to provide guidance in opti-
mizing system behavior. In particular, system metrics
are used as inputs to machine learning algorithms. These
algorithms are then used to identify cases in which a
system is performing unexpectedly or to tune system
parameters, such as scheduling parameters or compila-
tion flags. We do not know of any researchers that have
sought a systematic way of integrating machine learning
mechanisms into the computational model itself.
When exploring the trace based approaches in the con-
text of entire, cross-layer, systems optimization, a key
conjecture was formed. Namely, that a computer’s entire
operation could be treated as a low-level unified temporal
execution signal (ES). An ES can be analyzed to quan-
tify and identify statistical structure in the entire system
behavior. An ES could reveal how the programs, data,
external events and the machine model interact as a uni-
fied process. Furthermore, feature analysis of this sig-
nal may be synonymous with hot path identification and
their associated state changes. An ES may also capture
the statistics of the input data values and external events
influencing and causing the hot paths, without knowing
their actual sources.
Execution Signals provide us with a concrete signal
processing interpretation of execution. This gives us a
context for recasting memoization and integrating neuro-
morphic devices into a hybrid system model. The details
of the model and our associated simulator are beyond the
scope of this paper. We are using the model and simula-
tor to start quantitatively evaluating our conjecture.
3 Summary
In this paper we conjecture that a system can be con-
structed that exploits the general ability to learn through
the counting, correlating, and memorizing of occur-
rences of events to fast-forward a programmable com-
puter. In particular, we propose a signal based interpre-
tation of a computer’s execution that can be used to im-
plement a form of system state memoization using a pre-
dictive associative memory. Such an approach may some
day lead to a system that can utilize both traditional logic
and neuromorphic or other biologically inspired mecha-
nisms to be both programmable and smart.
This material is based upon work supported in part
by the Department of Energy Office of Science under its
agreement number DE-SC0005365 and upon work sup-
ported in part by National Science Foundation award
#1012798.
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